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Abstract
We report on the design and testing of novel mixed analog and digital front end
ASICs custom made for the single photon detectors considered for the BTeV RICH
system. The key features are reviewed, as well as results achieved using electronics
bench tests and beam studies.
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1 Introduction
Charged particle identification is a
crucial component of any modern ex-
periment studying charm and beauty
decays. Ring Imaging Cherenkov
(RICH) detectors offer a very at-
tractive approach. The BTeV RICH
detector has the important functions
of separating pi, K, and p, and also
discriminating electrons and muons
from pions.
The BTeV RICH detector is designed
to separate pi/K/p in a momentum
range of 3 to 70 GeV/c [1]. It is essen-
tial to CP violation studies, provid-
ing separation of specific final states,
such as K+pi− from pi+pi−, and also
providing information on the b flavor
by identifying charged kaons. The
RICH detector also complements
the electromagnetic calorimeter and
the muon detector in lepton iden-
tification and thus it increases the
reconstruction efficiency in interest-
ing modes like B0 → J/ψK
s
signif-
icantly. We use a novel gas radiator
(C4F8O)
1 to generate Cherenkov
light in the optical frequency range.
The light is focused by mirrors onto
two photon detector arrays. The
two photon detector options that
we considered were hybrid photo-
diodes (HPDs), fabricated at DEP,
the Netherlands 2 , and multi-anode
photomultiplier tubes (MaPMTs),
fabricated by Hamamatsu 3 , Japan.
To separate kaons from protons be-
1 C4F8O is produced by 3M, USA,
http://www.3m.com/
2 Delft Electronic Products B.V.
(DEP), http://www.dep.nl/
3 Hamamatsu Photonics, Japan;
http://usa.hamamatsu.com/
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low the threshold of gaseous radia-
tor, a liquid radiator (C5F12) is used
and the light, proximity focused onto
the sides of the vessel, is detected by
3” PMT arrays.
The design of these devices poses in-
teresting challenges. Different trade-
offs between dynamic range and low
intrinsic noise play a role in achiev-
ing optimal performance. Timing re-
quirements are equally important, as
we need to store the time-stamped
event information in local buffers
prior to the next collision, assumed
to occur within 132 ns. Finally, al-
though the RICH detector has gen-
erally very low occupancy, some ar-
eas experience high rates and we
required these devices to be able to
sustain the maximum rate, expected
to be on the order of 3 MHz.
Two different custom made ASICs
were designed and produced for us
by IDEAS, Norway 4 The most ex-
tensive tests were performed on the
VA MaPMT circuit, packaged in the
hybrid devices used in the BTeV
RICH beam test studies described in
another contribution to this confer-
ence [2].
2 Conceptual design of the
VA MaPMT ASICs
The detector segmentation chosen for
our system makes it natural to use
a binary output, as the signal is ex-
4 Ideas ASA, Ideas ASA,
N-1330 Fornebu, Norway;
http://www.ideas.no.
pected to be contained within a single
pixel cell and the occupancy is very
low so that it is very unlikely that a
pixel is hit by more than 1 photon
within any given event. This choice
minimizes the number of bits of the
hit information to be transferred. Fi-
nally, as the data needs to be col-
lected in real time, the front end elec-
tronics includes self-triggering capa-
bilities.
The specifications of the analog pro-
cessor are different for the two pho-
ton detectors. The hybrid photon de-
tectors (HPDs) pose the most strin-
gent requirements on the intrinsic
and common mode noise of the read-
out system. The expected charge sig-
nal distribution has a narrow width
centered at about 5,000 e−; thus
the equivalent noise charge (ENC)
of the electronics processor should
not exceed 500 e−. Moreover, as the
front end electronics incorporates
a built-in discriminator, common
mode noise must be negligible. This
is a significant challenge for a device
with distributed readout electronics
and a 20 KV high voltage system.
On the other hand, the MaPMT
tubes feature an average gain in ex-
cess of 106. Even though the single
photon response in this case is rather
broad, the noise requirements can
be relaxed, but high dynamic range
becomes a critical feature.
These devices feature 64 parallel in-
puts and 64 parallel outputs. The
parallel output architecture allows a
prompt extraction of the channel hit
information and the peripheral elec-
tronics can attach a time stamp to
each event. The slow control is im-
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Fig. 1. Block diagram of an individual readout channel of the front end ASICs
described in this paper.
plemented as a serial bitstream that
programs the mode of operation of
the ASIC and allows the fine tuning
of the individual channel thresholds
described below.
Fig. 1 shows the conceptual diagram
of each readout channel. The analog
section comprises a semi-Gaussian
preamplifier and shaper circuit, fol-
lowed by a high pass filter that re-
duces the discriminator sensitivity
to long range drifts of the DC work-
ing point of the device. In addition,
a voltage-controlled pole-zero can-
cellation circuit is introduced to op-
timize the rate capabilities.
The input of the digital section is a
discriminator that must operate ef-
fectively at very low thresholds and
it needs to tolerate very high rates,
of the order of several MHz, to cope
with the high occupancy expected
in some areas. The discriminator
threshold is set through an exter-
nal 8 bit DAC. In addition, a 4 bit
programmable DAC is built in every
channel to fine tune the threshold
of each individual channel to com-
pensate for different DC offsets. The
discriminator output drives a monos-
table circuit that produces an output
current pulse whose width is about
100 ns. Individual digital outputs
can be disabled through a channel
mask set during the initialization
sequence.
There are three modes of operation
for this ASIC: (1) an initialization se-
quence, when a bit pattern sequence
is shifted in the ASIC to program
the desired operating conditions;
(2) a calibration mode, when chan-
nels selected in the initialization se-
quence respond to an input current
pulse sent to the calibration input;
(3) finally, in normal mode, all the
working channels are activated and
respond to charge signals collected
at their inputs. In addition, a fast-
OR of all the channel hits can be
activated for monitoring or synchro-
nization purposes.
3 The front end ASICs
We started our R& D work with the
ASICs best matched to the HPD
application (VA BTeV). In order
3
to operate the discriminator with
threshold levels of the order of about
30 mV, the RC-CR shaper is com-
plemented by an optional gain stage,
which provides an additional 3-fold
amplification. When proper shield-
ing and grounding for this device was
achieved, the expected ENC of 500
e− at about 10 pF input capacitance
was achieved and we were able to see
efficient response to our blue LED
single photon source.
Our next project involved the de-
velopment of an ASIC to be used
in conjunction with the R8900-
M16 MaPMT tubes. In this version
(VA MaPMT), we reduced the gain
of the analog front end, but we fo-
cused the design primarily in main-
taining the capability of operating
at very low thresholds. The linear
range of the analog front end ex-
tended to 220 fC, assumed to be
adequate for this application. An
interesting feature added to this de-
sign was an analog channel that can
be used to monitor the analog front
end response either to a calibration
pulse or can be connected to a given
MaPMT pixel. This control channel
proved extremely valuable in under-
standing the performance of this sys-
tem with different ASIC biasing con-
ditions and MaPMT high voltages.
The performance of these ASICs will
be the focus of this paper, as they
have been more extensively tested in
a variety of conditions.
The devices described in this paper
are implemented in the 0.8 µmN-well
CMOS AMS process. A new iteration
has been implemented in the 0.35 µm
CMOS process and features an ex-
Fig. 2. VA BTeV hybrid implemented
on rigid-flex technology.
tended dynamic range for MaPMT
applications.
4 The front end hybrids
The HPD application involved also
a packaging challenge. The 163 pixel
HPDs produced for us by DEP [?]
had the pixel output brought out-
side the HPD vacuum by a pin ar-
ray. This arrangement did not leave
much space for electronics compo-
nents, thus we used a rigid-flex-rigid
technology, shown in Fig. 2. The oc-
tagonal rigid section contains the
VA BTeV ASICs and their biasing
circuits, while the digital back end,
coordinating the data transfer from
front end ASICs to the data acquisi-
tion system, is hosted on the bigger
rectangular section. The two rigid
elements were connected electrically
by a flex circuit embedded in the
two rigid planes, that allowed the
positioning of the digital section at a
right angle with respect to the pho-
ton array plane.
Fig. 3 shows the hybrid hosting the
VA MaPMT ASICs. It is a conven-
tional 6-layer rigid printed circuit
board. The analog inputs are routed
via flat multiconductor cables to the
4
Fig. 3. Va MaPMT ASICs mounted on
the hybrids used in the BTEV gas RICH
prototype studied with test beam runs
at Fermilab.
base board hosting the MaPMT pho-
ton detectors and providing the high
voltage biasing network for their 12
stages.
Both hybrids incorporate level shifter
circuits that translate the current
output from the front end ASICs
into voltage level matching the in-
put requirements of the XILINX
Virtex 300 FPGA, used to drive the
initialization sequence and to latch
and transfer the data from the front
end to the back end circuit with the
protocols needed by the data acqui-
sition system. The firmware can be
downloaded in the first step of the
initialization sequence and thus we
could adapt this hybrid to differ-
ent data taking modes, and different
triggering configurations.
5 Performance
The initial set of measurements in-
volved input charge scans at different
threshold voltages. The shape of the
transition between zero and maxi-
mal efficiency was used to estimate
the intrinsic noise of the ASIC un-
der test. From these measurements
we inferred that a typical noise for
the VA BTeV mounted on the hy-
brid described above is about 500
e−, whereas the typical noise for the
VA MaPMT mounted on their cus-
tom made hybrids is about 2,000 e−.
The next tests involved the hybrids
attached to their corresponding pho-
ton detector. The assembly was lo-
cated in a test box where light from a
blue LED was collimated onto a pixel
of the photon detector. The LED
was driven by a narrow pulse genera-
tor that biased the LED at tuneable
very low light level. Both detector-
electronics pairs demonstrated very
good single photon sensitivity.
A set of ten MaPMT hybrids were
used in a gas radiator RICH proto-
type that was taken to the test beam
facility at Fermilab. Data were taken
in two different periods, separated by
a few months.
The results of the first set of data
are discussed in a separate contribu-
tion to this conference [2]. We were
able to operate at very low thresh-
old throughout the duration of the
data taking without additional noise
hits. In particular, we were able to
run with thresholds of 5 mV, corre-
sponding to a minimum charge signal
of 27,000 e−. With this threshold, the
ratio between the input charge pro-
ducing the onset of saturation and
the minimum input signal to trigger
the discriminator response is 52.
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During the first run we observed un-
expected cross talk between neigh-
boring channels when the high
voltages exceeded the onset of the
plateau by about 50 to 100 V. Stud-
ies on the test channel with analog
output connected to a MaPMT tube
showed that the major cause of the
cross talk was related to the analog
channel going into saturation more
and more frequently as the high volt-
age was increased above plateau.
In order to reduce the gain with-
out any collection efficiency loss at
the first dynode, a different biasing
condition for the MaPMT was sug-
gested by Hamamatsu [3]. This new
voltage divider ratio allows for the
minimum voltage between the anode
and the first dynode that is needed
to achieve full collection efficiency at
a lower value of the tube gain. The
tradeoff between gain and crosstalk
in the two configurations is shown in
Fig. 4. The cross talk is character-
ized by the average number of hits
recorded among the 6 closest neigh-
bors to the channel attached to the
MaPMT pixel: a value of 0 means
that there is no cross talk, a value of
6 means that the neighboring chan-
nels are registering a hit whenever
the MaPMT pixel is hit. The new bi-
asing scheme represents an improve-
ment, but the spread in gain between
different tubes suggests that a more
robust option is an increase in the
linear dynamic range of the front end
electronics. This option has been im-
plemented in a new iteration of this
ASIC, presently being characterized.
6 Conclusions
We successfully developed and char-
acterized custom made ASICs to
process the signal from HPD and
MaPMT photon detectors for the
BTeV RICH gas detector. Although
the BTeV experiment was termi-
nated by an executive budgetary
decision, we envisage a variety of ap-
plications for these devices in high
energy physics, astrophysics and
medical applications.
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Fig. 4. Comparison of the performance of the front end electronics with the old and
new voltage divider ratio for the R8900 MaPMT bias: (top) efficiency (arbitrary
units) versus high voltage, (bottom) cross talk measured in the two configurations,
the vertical axis is defined in the text. The voltage dividers are identified by the
ratio between the resistors in the biasing chain.
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